Browse Wiki & Semantic Web

Jump to: navigation, search
Http://dbpedia.org/resource/IBM A2
  This page has no properties.
hide properties that link here 
  No properties link to this page.
 
http://dbpedia.org/resource/IBM_A2
http://dbpedia.org/ontology/abstract Il PowerPC A2 è un core a 64 bit multithreIl PowerPC A2 è un core a 64 bit multithread di architettura Power sviluppato da IBM che implementa le specifiche Power ISA v.2.06. Le CPU che utilizzano questo core variano da 2,3 GHz con 16 core dal consumo di 65 W, a 1,4 GHz con 4 core dal consumo di 20 W. Ogni core A2 è capace di elaborare 4 thread contemporaneamente, possiede una cache L1 di 16 KB + 16 KB (istruzioni + dati) ed esegue le istruzioni .truzioni + dati) ed esegue le istruzioni . , The IBM A2 is an open source massively mulThe IBM A2 is an open source massively multicore capable and multithreaded 64-bit Power ISA processor core designed by IBM using the Power ISA v.2.06 specification. Versions of processors based on the A2 core range from a 2.3 GHz version with 16 cores consuming 65 W to a less powerful, four core version, consuming 20 W at 1.4 GHz.r core version, consuming 20 W at 1.4 GHz.
http://dbpedia.org/ontology/wikiPageExternalLink https://web.archive.org/web/20160304075552/https:/www.power.org/wp-content/uploads/2010/11/Wire_Speed_Presentation_5.5_-_Final4.pdf + , https://web.archive.org/web/20120929075724/http:/www.eetimes.com/news/latest/showArticle.jhtml%3FarticleID=222700420&pgno=1 + , https://wiki.alcf.anl.gov/parts/images/c/cf/A2.pdf + , https://web.archive.org/web/20160306174127/https:/www.power.org/wp-content/uploads/2010/11/ISSCC_WSP_Paper_5_05r2.pdf +
http://dbpedia.org/ontology/wikiPageID 26141266
http://dbpedia.org/ontology/wikiPageLength 9119
http://dbpedia.org/ontology/wikiPageRevisionID 1123350480
http://dbpedia.org/ontology/wikiPageWikiLink http://dbpedia.org/resource/SIMD + , http://dbpedia.org/resource/Data_compression + , http://dbpedia.org/resource/XML + , http://dbpedia.org/resource/Multi-core_processor + , http://dbpedia.org/resource/CPU_cache + , http://dbpedia.org/resource/Embedded_hypervisor + , http://dbpedia.org/resource/FLOPS + , http://dbpedia.org/resource/Out-of-order_execution + , http://dbpedia.org/resource/Regular_expression + , http://dbpedia.org/resource/Category:PowerPC_implementations + , http://dbpedia.org/resource/Interrupt + , http://dbpedia.org/resource/Verilog + , http://dbpedia.org/resource/DDR3_SDRAM + , http://dbpedia.org/resource/Transactional_memory + , http://dbpedia.org/resource/Category:Transactional_memory + , http://dbpedia.org/resource/Open_source + , http://dbpedia.org/resource/Power_ISA + , http://dbpedia.org/resource/Cell_%28microprocessor%29 + , http://dbpedia.org/resource/OpenPOWER_Foundation + , http://dbpedia.org/resource/Crossbar_switch + , http://dbpedia.org/resource/Multithreading_%28computer_architecture%29 + , http://dbpedia.org/resource/PCI_Express + , http://dbpedia.org/resource/Speculative_multithreading + , http://dbpedia.org/resource/Flow_control_%28data%29 + , http://dbpedia.org/resource/EDRAM + , http://dbpedia.org/resource/64-bit + , http://dbpedia.org/resource/Semiconductor_device_fabrication + , http://dbpedia.org/resource/Xenon_%28processor%29 + , http://dbpedia.org/resource/Network_processor + , http://dbpedia.org/resource/10_Gigabit_Ethernet + , http://dbpedia.org/resource/Die_%28integrated_circuit%29 + , http://dbpedia.org/resource/PlayStation_3 + , http://dbpedia.org/resource/IBM_Power_microprocessors + , http://dbpedia.org/resource/Category:Open_microprocessors + , http://dbpedia.org/resource/Creative_Commons_license + , http://dbpedia.org/resource/Branch_predictor + , http://dbpedia.org/resource/Wire_speed + , http://dbpedia.org/resource/GitHub + , http://dbpedia.org/resource/Category:Power_microprocessors + , http://dbpedia.org/resource/Packet_switching + , http://dbpedia.org/resource/IBM + , http://dbpedia.org/resource/POWER7 + , http://dbpedia.org/resource/International_Solid-State_Circuits_Conference + , http://dbpedia.org/resource/Category:IBM_microprocessors + , http://dbpedia.org/resource/Watt + , http://dbpedia.org/resource/Asynchronous_I/O + , http://dbpedia.org/resource/Routing + , http://dbpedia.org/resource/Hertz + , http://dbpedia.org/resource/VHDL + , http://dbpedia.org/resource/45_nm + , http://dbpedia.org/resource/Video_game_console + , http://dbpedia.org/resource/Blue_Gene + , http://dbpedia.org/resource/Cryptography + , http://dbpedia.org/resource/Symmetric_multiprocessing + , http://dbpedia.org/resource/Floating-point_unit + , http://dbpedia.org/resource/Reliability%2C_availability_and_serviceability_%28computer_hardware%29 +
http://dbpedia.org/property/wikiPageUsesTemplate http://dbpedia.org/resource/Template:Short_description + , http://dbpedia.org/resource/Template:POWER%2C_PowerPC%2C_and_Power_ISA +
http://purl.org/dc/terms/subject http://dbpedia.org/resource/Category:Transactional_memory + , http://dbpedia.org/resource/Category:PowerPC_implementations + , http://dbpedia.org/resource/Category:Open_microprocessors + , http://dbpedia.org/resource/Category:Power_microprocessors + , http://dbpedia.org/resource/Category:IBM_microprocessors +
http://www.w3.org/ns/prov#wasDerivedFrom http://en.wikipedia.org/wiki/IBM_A2?oldid=1123350480&ns=0 +
http://xmlns.com/foaf/0.1/isPrimaryTopicOf http://en.wikipedia.org/wiki/IBM_A2 +
owl:sameAs http://dbpedia.org/resource/IBM_A2 + , http://yago-knowledge.org/resource/IBM_A2 + , http://www.wikidata.org/entity/Q7236212 + , http://it.dbpedia.org/resource/PowerPC_A2 + , http://no.dbpedia.org/resource/IBM_A2 + , https://global.dbpedia.org/id/4u9Qi +
rdfs:comment Il PowerPC A2 è un core a 64 bit multithreIl PowerPC A2 è un core a 64 bit multithread di architettura Power sviluppato da IBM che implementa le specifiche Power ISA v.2.06. Le CPU che utilizzano questo core variano da 2,3 GHz con 16 core dal consumo di 65 W, a 1,4 GHz con 4 core dal consumo di 20 W. Ogni core A2 è capace di elaborare 4 thread contemporaneamente, possiede una cache L1 di 16 KB + 16 KB (istruzioni + dati) ed esegue le istruzioni .truzioni + dati) ed esegue le istruzioni . , The IBM A2 is an open source massively mulThe IBM A2 is an open source massively multicore capable and multithreaded 64-bit Power ISA processor core designed by IBM using the Power ISA v.2.06 specification. Versions of processors based on the A2 core range from a 2.3 GHz version with 16 cores consuming 65 W to a less powerful, four core version, consuming 20 W at 1.4 GHz.r core version, consuming 20 W at 1.4 GHz.
rdfs:label IBM A2 , PowerPC A2
hide properties that link here 
http://dbpedia.org/resource/IBM_Blue_Gene + http://dbpedia.org/ontology/cpu
http://dbpedia.org/resource/PowerPC_A2 + , http://dbpedia.org/resource/Edge_of_Network + , http://dbpedia.org/resource/PowerEN + http://dbpedia.org/ontology/wikiPageRedirects
http://dbpedia.org/resource/Soft_microprocessor + , http://dbpedia.org/resource/64-bit_computing + , http://dbpedia.org/resource/IBM_Blue_Gene + , http://dbpedia.org/resource/Sequoia_%28supercomputer%29 + , http://dbpedia.org/resource/IBM_Elastic_Interface + , http://dbpedia.org/resource/Fermi_%28supercomputer%29 + , http://dbpedia.org/resource/Microprocessor_chronology + , http://dbpedia.org/resource/Power_Processing_Element + , http://dbpedia.org/resource/OpenPOWER_Foundation + , http://dbpedia.org/resource/Comparison_of_CPU_microarchitectures + , http://dbpedia.org/resource/A2 + , http://dbpedia.org/resource/POWER8 + , http://dbpedia.org/resource/Power_ISA + , http://dbpedia.org/resource/FLOPS + , http://dbpedia.org/resource/Ppc64 + , http://dbpedia.org/resource/Center_for_Computational_Innovations + , http://dbpedia.org/resource/PowerPC_A2 + , http://dbpedia.org/resource/Edge_of_Network + , http://dbpedia.org/resource/PowerEN + , http://dbpedia.org/resource/Power_Edge_of_Network + http://dbpedia.org/ontology/wikiPageWikiLink
http://dbpedia.org/resource/Power_Processing_Element + http://dbpedia.org/property/successor
http://en.wikipedia.org/wiki/IBM_A2 + http://xmlns.com/foaf/0.1/primaryTopic
http://dbpedia.org/resource/IBM_A2 + owl:sameAs
 

 

Enter the name of the page to start semantic browsing from.