| http://dbpedia.org/ontology/abstract
|
The cache coherent interconnect for accele … The cache coherent interconnect for accelerators (CCIX) protocol is the result of an effort of a joint group of computer, hardware and software component vendors: AMD, ARM, Huawei, Mellanox Technologies, Qualcomm and Xilinx. Quotes from the homepage:
* The mission of the CCIX Consortium is to develop and promote adoption of an industry standard specification to enable coherent interconnect technologies between general-purpose processors and acceleration devices for efficient heterogeneous computing.
* The CCIX standard is available to member companies with initial products expected in 2017.es with initial products expected in 2017.
|
| http://dbpedia.org/ontology/wikiPageExternalLink
|
https://www.ccixconsortium.com +
, https://en.wikichip.org/wiki/ccix +
|
| http://dbpedia.org/ontology/wikiPageID
|
56955176
|
| http://dbpedia.org/ontology/wikiPageLength
|
2203
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1102781224
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/AMD +
, http://dbpedia.org/resource/Compute_Express_Link +
, http://dbpedia.org/resource/Category:Computer_hardware_standards +
, http://dbpedia.org/resource/Hardware_acceleration +
, http://dbpedia.org/resource/Qualcomm +
, http://dbpedia.org/resource/Huawei +
, http://dbpedia.org/resource/Epyc +
, http://dbpedia.org/resource/Technical_standard +
, http://dbpedia.org/resource/Mellanox_Technologies +
, http://dbpedia.org/resource/Category:Computer_buses +
, http://dbpedia.org/resource/Xilinx +
, http://dbpedia.org/resource/ARM_Holdings +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Technical +
, http://dbpedia.org/resource/Template:Notability +
, http://dbpedia.org/resource/Template:Computer-bus +
, http://dbpedia.org/resource/Template:Reflist +
, http://dbpedia.org/resource/Template:More_citations_needed +
, http://dbpedia.org/resource/Template:Multiple_issues +
, http://dbpedia.org/resource/Template:Lead_rewrite +
, http://dbpedia.org/resource/Template:Outdated +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Computer_hardware_standards +
, http://dbpedia.org/resource/Category:Computer_buses +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Cache_coherent_interconnect_for_accelerators?oldid=1102781224&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Cache_coherent_interconnect_for_accelerators +
|
| owl:sameAs |
https://global.dbpedia.org/id/6Rnxa +
, http://www.wikidata.org/entity/Q55606373 +
, http://dbpedia.org/resource/Cache_coherent_interconnect_for_accelerators +
|
| rdfs:comment |
The cache coherent interconnect for accele … The cache coherent interconnect for accelerators (CCIX) protocol is the result of an effort of a joint group of computer, hardware and software component vendors: AMD, ARM, Huawei, Mellanox Technologies, Qualcomm and Xilinx. Quotes from the homepage:
* The mission of the CCIX Consortium is to develop and promote adoption of an industry standard specification to enable coherent interconnect technologies between general-purpose processors and acceleration devices for efficient heterogeneous computing.
* The CCIX standard is available to member companies with initial products expected in 2017.es with initial products expected in 2017.
|
| rdfs:label |
Cache coherent interconnect for accelerators
|
