| http://dbpedia.org/ontology/abstract
|
ARM Cortex-A77是一种微架构，采用了ARM Austin设计中心设计的ARMv8.2-A 64位指令集。Cortex-A77是具有新1.5K macro-OP（MOP）缓存的4-wide解码乱序超标量设计的架构，指令提取为6-wide（从4-wide开始）。后端是12个执行端口，流水线深度为13级，执行延迟为10级。
, The ARM Cortex-A77 is a central processing … The ARM Cortex-A77 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre. ARM announced an increase of 23% and 35% in integer and floating point performance, respectively. Memory bandwidth increased 15% relative to the A76.ndwidth increased 15% relative to the A76.
|
| http://dbpedia.org/ontology/wikiPageID
|
61052941
|
| http://dbpedia.org/ontology/wikiPageLength
|
11083
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1122850765
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/List_of_MediaTek_processors +
, http://dbpedia.org/resource/ARMv8-A +
, http://dbpedia.org/resource/Privilege_%28computing%29 +
, http://dbpedia.org/resource/ARM_Cortex-A78 +
, http://dbpedia.org/resource/Image_processor +
, http://dbpedia.org/resource/System_on_a_chip +
, http://dbpedia.org/resource/Die_%28integrated_circuit%29 +
, http://dbpedia.org/resource/Mebibyte +
, http://dbpedia.org/resource/ARM_DynamIQ +
, http://dbpedia.org/resource/Front-end_processor +
, http://dbpedia.org/resource/Advanced_Encryption_Standard +
, http://dbpedia.org/resource/ARM_Holdings +
, http://dbpedia.org/resource/Execution_unit +
, http://dbpedia.org/resource/ARM_architecture +
, http://dbpedia.org/resource/Out-of-order_execution +
, http://dbpedia.org/resource/Category:Microarchitectures +
, http://dbpedia.org/resource/List_of_Qualcomm_Snapdragon_systems-on-chip +
, http://dbpedia.org/resource/Austin%2C_Texas +
, http://dbpedia.org/resource/ARM_Cortex-A55 +
, http://dbpedia.org/resource/Branch_predictor +
, http://dbpedia.org/resource/Digital_signal_processor +
, http://dbpedia.org/resource/Exynos +
, http://dbpedia.org/resource/Runahead +
, http://dbpedia.org/resource/Instruction_fetch +
, http://dbpedia.org/resource/AArch64 +
, http://dbpedia.org/resource/Graphics_processing_unit +
, http://dbpedia.org/resource/Prefetcher +
, http://dbpedia.org/resource/ARM_Cortex-A76 +
, http://dbpedia.org/resource/Re-order_buffer +
, http://dbpedia.org/resource/Display_controller +
, http://dbpedia.org/resource/ARMv8.4-A +
, http://dbpedia.org/resource/ARM_Cortex-X1 +
, http://dbpedia.org/resource/ARMv8.1-A +
, http://dbpedia.org/resource/Arithmetic_logic_unit +
, http://dbpedia.org/resource/Kibibyte +
, http://dbpedia.org/resource/Category:ARM_architecture +
, http://dbpedia.org/resource/Execution_engine +
, http://dbpedia.org/resource/Superscalar +
, http://dbpedia.org/resource/Kryo +
, http://dbpedia.org/resource/Semiconductor_intellectual_property_core +
, http://dbpedia.org/resource/Instruction_set_architecture +
, http://dbpedia.org/resource/Instruction_set +
, http://dbpedia.org/resource/ARMv8.3-A +
, http://dbpedia.org/resource/Comparison_of_ARMv8-A_cores +
, http://dbpedia.org/resource/ARMv8.2-A +
, http://dbpedia.org/resource/Central_processing_unit +
, http://dbpedia.org/resource/Micro-operation +
|
| http://dbpedia.org/property/arch
|
http://dbpedia.org/resource/ARMv8-A +
, ARMv8-A
|
| http://dbpedia.org/property/designfirm
|
http://dbpedia.org/resource/ARM_Holdings +
|
| http://dbpedia.org/property/extensions
|
ARMv8.1-A, ARMv8.2-A, Cryptography, RAS, ARMv8.3-A LDAPR instructions, ARMv8.4-A dot product.
|
| http://dbpedia.org/property/fastest
|
3.35
|
| http://dbpedia.org/property/l1cache
|
128
|
| http://dbpedia.org/property/l2cache
|
256
|
| http://dbpedia.org/property/l3cache
|
1
|
| http://dbpedia.org/property/microarch
|
ARM Cortex-A77
|
| http://dbpedia.org/property/name
|
ARM Cortex-A77
|
| http://dbpedia.org/property/numcores
|
1
|
| http://dbpedia.org/property/pcode
|
Deimos
|
| http://dbpedia.org/property/predecessor
|
http://dbpedia.org/resource/ARM_Cortex-A76 +
|
| http://dbpedia.org/property/producedStart
|
2019
|
| http://dbpedia.org/property/successor
|
http://dbpedia.org/resource/ARM_Cortex-X1 +
, http://dbpedia.org/resource/ARM_Cortex-A78 +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Reflist +
, http://dbpedia.org/resource/Template:Application_ARM-based_chips +
, http://dbpedia.org/resource/Template:Infobox_CPU +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Microarchitectures +
, http://dbpedia.org/resource/Category:ARM_architecture +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/ARM_Cortex-A77?oldid=1122850765&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/ARM_Cortex-A77 +
|
| owl:sameAs |
http://zh.dbpedia.org/resource/ARM_Cortex-A77 +
, http://de.dbpedia.org/resource/ARM_Cortex-A77 +
, https://global.dbpedia.org/id/9wNgM +
, http://www.wikidata.org/entity/Q65047538 +
, http://dbpedia.org/resource/ARM_Cortex-A77 +
|
| rdfs:comment |
The ARM Cortex-A77 is a central processing … The ARM Cortex-A77 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings' Austin design centre. ARM announced an increase of 23% and 35% in integer and floating point performance, respectively. Memory bandwidth increased 15% relative to the A76.ndwidth increased 15% relative to the A76.
, ARM Cortex-A77是一种微架构，采用了ARM Austin设计中心设计的ARMv8.2-A 64位指令集。Cortex-A77是具有新1.5K macro-OP（MOP）缓存的4-wide解码乱序超标量设计的架构，指令提取为6-wide（从4-wide开始）。后端是12个执行端口，流水线深度为13级，执行延迟为10级。
|
| rdfs:label |
ARM Cortex-A77
|
