| http://dbpedia.org/ontology/abstract
|
"Verilog HDL originated at Automated Integ … "Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM (Path-Oriented Decision Making) test generation algorithm. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989."nce Design Systems, San Jose, CA in 1989."
, Gateway设计自动化（英語：Gateway Design Automation） … Gateway设计自动化（英語：Gateway Design Automation）公司，最初名为自动化集成设计系统（Automated Integrated Design Systems）公司，是一个致力于电子设计自动化的企业，该公司于1985年改为现名。最初，公司由Prabhu Goel博士持有，他是PODEM测试生成算法的发明者。 Verilog硬件描述语言则由菲尔·莫比（Phil Moorby）设计，他后来成为了Verilog-XL的首席设计师，并成为了Cadence Design Systems的首批合伙人。凭借着Verilog-XL的成功，Gateway设计自动化迅猛发展，后来它于1989年被位于加利福尼亚州圣迭戈的Cadence公司收购。自动化迅猛发展，后来它于1989年被位于加利福尼亚州圣迭戈的Cadence公司收购。
|
| http://dbpedia.org/ontology/wikiPageID
|
1857343
|
| http://dbpedia.org/ontology/wikiPageLength
|
1736
|
| http://dbpedia.org/ontology/wikiPageRevisionID
|
1070083247
|
| http://dbpedia.org/ontology/wikiPageWikiLink
|
http://dbpedia.org/resource/San_Jose%2C_California +
, http://dbpedia.org/resource/Verilog +
, http://dbpedia.org/resource/Cadence_Design_Systems +
, http://dbpedia.org/resource/Prabhu_Goel +
, http://dbpedia.org/resource/California +
, http://dbpedia.org/resource/Category:Electronic_design_automation_companies +
, http://dbpedia.org/resource/Phil_Moorby +
|
| http://dbpedia.org/property/wikiPageUsesTemplate
|
http://dbpedia.org/resource/Template:Ict-company-stub +
, http://dbpedia.org/resource/Template:Reflist +
, http://dbpedia.org/resource/Template:Short_description +
, http://dbpedia.org/resource/Template:Cleanup_rewrite +
, http://dbpedia.org/resource/Template:Use_American_English +
|
| http://purl.org/dc/terms/subject
|
http://dbpedia.org/resource/Category:Electronic_design_automation_companies +
|
| http://www.w3.org/ns/prov#wasDerivedFrom
|
http://en.wikipedia.org/wiki/Gateway_Design_Automation?oldid=1070083247&ns=0 +
|
| http://xmlns.com/foaf/0.1/isPrimaryTopicOf
|
http://en.wikipedia.org/wiki/Gateway_Design_Automation +
|
| owl:sameAs |
http://zh.dbpedia.org/resource/Gateway%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96 +
, https://global.dbpedia.org/id/4kqjB +
, http://yago-knowledge.org/resource/Gateway_Design_Automation +
, http://www.wikidata.org/entity/Q5527234 +
, http://dbpedia.org/resource/Gateway_Design_Automation +
, http://rdf.freebase.com/ns/m.061hk8 +
|
| rdf:type |
http://dbpedia.org/class/yago/Organization108008335 +
, http://dbpedia.org/class/yago/YagoPermanentlyLocatedEntity +
, http://dbpedia.org/class/yago/WikicatElectronicDesignAutomationCompanies +
, http://dbpedia.org/class/yago/Institution108053576 +
, http://dbpedia.org/class/yago/YagoLegalActorGeo +
, http://dbpedia.org/class/yago/YagoLegalActor +
, http://dbpedia.org/class/yago/Company108058098 +
, http://dbpedia.org/class/yago/Group100031264 +
, http://dbpedia.org/class/yago/SocialGroup107950920 +
, http://dbpedia.org/class/yago/Abstraction100002137 +
|
| rdfs:comment |
"Verilog HDL originated at Automated Integ … "Verilog HDL originated at Automated Integrated Design Systems (later renamed as Gateway Design Automation) in 1985. The company was privately held at that time by Dr. Prabhu Goel, the inventor of the PODEM (Path-Oriented Decision Making) test generation algorithm. Verilog HDL was designed by Phil Moorby, who was later to become the Chief Designer for Verilog-XL and the first Corporate Fellow at Cadence Design Systems. Gateway Design Automation grew rapidly with the success of Verilog-XL and was finally acquired by Cadence Design Systems, San Jose, CA in 1989."nce Design Systems, San Jose, CA in 1989."
, Gateway设计自动化（英語：Gateway Design Automation） … Gateway设计自动化（英語：Gateway Design Automation）公司，最初名为自动化集成设计系统（Automated Integrated Design Systems）公司，是一个致力于电子设计自动化的企业，该公司于1985年改为现名。最初，公司由Prabhu Goel博士持有，他是PODEM测试生成算法的发明者。 Verilog硬件描述语言则由菲尔·莫比（Phil Moorby）设计，他后来成为了Verilog-XL的首席设计师，并成为了Cadence Design Systems的首批合伙人。凭借着Verilog-XL的成功，Gateway设计自动化迅猛发展，后来它于1989年被位于加利福尼亚州圣迭戈的Cadence公司收购。自动化迅猛发展，后来它于1989年被位于加利福尼亚州圣迭戈的Cadence公司收购。
|
| rdfs:label |
Gateway Design Automation
, Gateway设计自动化
|
