Browse Wiki & Semantic Web

Jump to: navigation, search
Http://dbpedia.org/resource/C-slowing
  This page has no properties.
hide properties that link here 
  No properties link to this page.
 
http://dbpedia.org/resource/C-slowing
http://dbpedia.org/ontology/abstract C-slow retiming is a technique used in conC-slow retiming is a technique used in conjunction with retiming to improve throughput of a digital circuit. Each register in a circuit is replaced by a set of C registers (in series). This creates a circuit with C independent threads, as if the new circuit contained C copies of the original circuit. A single computation of the original circuit takes C times as many clock cycles to compute in the new circuit. C-slowing by itself increases latency, but throughput remains the same. Increasing the number of registers allows optimization of the circuit through retiming to reduce the clock period of the circuit. In the best case, the clock period can be reduced by a factor of C. Reducing the clock period of the circuit reduces latency and increases throughput. Thus, for computations that can be multi-threaded, combining C-slowing with retiming can increase the throughput of the circuit, with little, or in the best case, no increase in latency. Since registers are relatively plentiful in FPGAs, this technique is typically applied to circuits implemented with FPGAs.pplied to circuits implemented with FPGAs.
http://dbpedia.org/ontology/wikiPageExternalLink http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/fpga03/pdffiles/7_2.pdf + , http://brass.cs.berkeley.edu/documents/cslowfpga.ppt + , https://web.archive.org/web/20060517015646/http:/www.cs.berkeley.edu/~yatish/cs252/252report.pdf + , http://www.ee.washington.edu/faculty/hauck/publications/PipeRouteTCAD.pdf + , http://www.ee.washington.edu/faculty/hauck/publications/RapidArchExploreJ.pdf + , https://web.archive.org/web/20060721183224/http:/halcyon.usc.edu/~zbaker/zbakerFPGA.pdf +
http://dbpedia.org/ontology/wikiPageID 4351011
http://dbpedia.org/ontology/wikiPageLength 2269
http://dbpedia.org/ontology/wikiPageRevisionID 1120769550
http://dbpedia.org/ontology/wikiPageWikiLink http://dbpedia.org/resource/Throughput + , http://dbpedia.org/resource/Clock_cycle + , http://dbpedia.org/resource/Barrel_processor + , http://dbpedia.org/resource/Retiming + , http://dbpedia.org/resource/Category:Gate_arrays + , http://dbpedia.org/resource/Digital_circuit + , http://dbpedia.org/resource/Latency_%28engineering%29 + , http://dbpedia.org/resource/Field-programmable_gate_array + , http://dbpedia.org/resource/Hardware_register + , http://dbpedia.org/resource/Pipeline_%28computing%29 +
http://dbpedia.org/property/wikiPageUsesTemplate http://dbpedia.org/resource/Template:Comp-sci-stub + , http://dbpedia.org/resource/Template:Short_description +
http://purl.org/dc/terms/subject http://dbpedia.org/resource/Category:Gate_arrays +
http://purl.org/linguistics/gold/hypernym http://dbpedia.org/resource/Technique +
http://www.w3.org/ns/prov#wasDerivedFrom http://en.wikipedia.org/wiki/C-slowing?oldid=1120769550&ns=0 +
http://xmlns.com/foaf/0.1/isPrimaryTopicOf http://en.wikipedia.org/wiki/C-slowing +
owl:sameAs http://rdf.freebase.com/ns/m.0bykzr + , https://global.dbpedia.org/id/4eeBg + , http://www.wikidata.org/entity/Q5005961 + , http://dbpedia.org/resource/C-slowing + , http://yago-knowledge.org/resource/C-slowing +
rdf:type http://dbpedia.org/class/yago/Abstraction100002137 + , http://dbpedia.org/ontology/TopicalConcept + , http://dbpedia.org/class/yago/Array107939382 + , http://dbpedia.org/class/yago/WikicatGateArrays + , http://dbpedia.org/class/yago/Group100031264 + , http://dbpedia.org/class/yago/Arrangement107938773 +
rdfs:comment C-slow retiming is a technique used in conC-slow retiming is a technique used in conjunction with retiming to improve throughput of a digital circuit. Each register in a circuit is replaced by a set of C registers (in series). This creates a circuit with C independent threads, as if the new circuit contained C copies of the original circuit. A single computation of the original circuit takes C times as many clock cycles to compute in the new circuit. C-slowing by itself increases latency, but throughput remains the same. latency, but throughput remains the same.
rdfs:label C-slowing
hide properties that link here 
http://dbpedia.org/resource/Barrel_processor + http://dbpedia.org/ontology/wikiPageWikiLink
http://en.wikipedia.org/wiki/C-slowing + http://xmlns.com/foaf/0.1/primaryTopic
 

 

Enter the name of the page to start semantic browsing from.